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Low-Operating-Voltage Polymer Thin-Film
Transistors Based on Poly(3-Hexylthiophene)
With Hafnium Oxide as the Gate Dielectric
Y. R. Liu, L. F. Deng, R. H. Yao, and P. T. Lai, Senior Member, IEEE
Abstract—The effects of hafnium oxide (HfO2) gate dielectric
annealing treatment in oxygen (O2) and ammonia (NH3) ambient
on the electrical performance of polymer thin-film transistors
(PTFTs) based on poly(3-hexylthiophene) are investigated. The
PTFTs with HfO2 gate dielectric and also octadecyltrichlorosilane
surface modification, prepared by spin-coating process, exhibit
good performance, such as a small threshold voltage of −0.5 V
and an operating voltage as low as −4 V. Results indicate that
the PTFT with NH3-annealed HfO2 shows higher carrier mo-
bility, larger ON/OFF current ratio, smaller subthreshold swing,
and lower threshold voltage than the PTFT with O2-annealed
HfO2. Capacitance–voltage analysis for metal-polymer-oxide-
silicon structures indicates that the better electrical performance
of the PTFT with NH3-annealed HfO2 is attributed to improved
dielectric/polymer interface and reduced series resistance in the
transistor.
Index Terms—Capacitance–voltage characteristics, high-k,
poly(3-hexylthiophene) (P3HT), polymer thin-film transistor
(PTFT).
I. INTRODUCTION
IN THE last two decades, solution-processed polymer thin-film transistors (PTFTs) have attracted much attention due to
their potential applications in a variety of large-area electronic
applications, such as flat-panel display, low-cost flexible inte-
grated circuits, and sensors [1]–[3]. Among various solution-
processed polymer semiconductors that are currently in use,
poly(3-hexylthiophene) (P3HT) has been the most extensively
studied p-type polymer material due to its relative high carrier
mobility [4], [5]. So far, many researches of P3HT PTFTs
have been focusing on the enhancement of field-effect mobility
and the improvement of air stability by material and device
engineering [6], [7]. Moreover, most of the studies on P3HT
PTFTs were done by using silicon dioxide (SiO2) as gate
dielectric [8]–[10]. However, conventional PTFTs require a
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high operating voltage and show a large threshold voltage and
a poor subthreshold swing (SS), which limit their suitability
in integrated-circuit applications. In addition, high operating
voltage usually leads to high power consumption and causes
inconvenience to the development of portable equipment. In
order to address these issues, high-k gate dielectrics [e.g.,
tantalum pentoxide (Ta2O5)] have been applied in PTFTs
to obtain a higher drive current at lower voltage operation
[11], [12]. Hafnium-based oxides [e.g., HfO2 and hafnium
oxynitride (HfON)] are being actively investigated to act as
the gate dielectric of inorganic transistors due to their better
interface quality with the silicon semiconductor [13], [14] as
well as higher dielectric constant. The performance of PTFTs
depends particularly on the quality of the interface between
the gate dielectric and polymer semiconductor, as well as the
electrical properties of the polymer semiconductor thin film.
In order to decrease the gate-oxide leakage and acquire high-
quality interface, one common method is performing a proper
passivation treatment on the gate dielectric prior to spin-coating
the polymer semiconductor layer. In this paper, in order to
realize a low operating voltage and a small threshold voltage,
HfO2 dielectric layer prepared by sputtering method and then
annealing in O2 or NH3 is applied to form the gate dielec-
tric of the P3HT PTFT. I–V characteristic measurements are
performed to characterize the electrical performance of the
devices, such as field-effect carrier mobility, threshold voltage,
SS, and ON/OFF current ratio. Capacitance–voltage analysis for
a metal-polymer-oxide-silicon (MPOS) structure is presented
to explain the difference in the electrical properties of the
P3HT PTFTs with O2-annealed or NH3-annealed HfO2 gate
dielectric.
II. EXPERIMENTAL DETAILS
The PTFTs based on P3HT were fabricated using a bottom-
gate top-contact configuration. The cross sections of the PTFT
and MPOS structure are shown in Fig. 1. N-type 〈100〉 silicon
wafers with a resistivity of 0.2–0.5 Ω · cm acted as substrate
and gate electrode. They were first cleaned according to the
standard RCA method, and then, 10% hydrofluoric acid was
used to remove the native SiO2 layer. After cleaning, HfO2
gate dielectric was deposited onto the wafers by radio frequency
(RF) sputtering (Denton Vacuum LLC Discovery 635) at room
temperature. RF power and Ar gas flow rate were kept at
30 W and 24 sccm, respectively, at a deposition pressure of
3.5 mbar. Before the deposition, the vacuum in the chamber was
1530-4388/$26.00 © 2010 IEEE
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Fig. 1. Schematic diagrams of the (a) PTFT and (b) MPOS structure.
kept below 2 × 10−6 torr. The material of the target was HfO2.
Subsequently, the samples were divided into two groups, each
annealed in O2 and NH3, respectively, at 400 ◦C for 20 min.
Hydrofluoric acid with 20% concentration was used to re-
move the back oxide of the silicon substrate. To improve the
interfacial characteristics, all samples were pretreated with a
0.1-ml/ml octadecyltrichlorosilane (OTS) solution in toluene to
grow a self-assembling monolayer of OTS by spin coating, and
then, the samples were baked in the oven at 90 ◦C for 10 min.
Subsequently, a 10-mg/ml solution of P3HT in chloroform was
spin-coated as the semiconducting active layer on the HfO2
layer at a spin speed of 2000 r/min for 60 s in air. The P3HT
obtained from Aldrich was 95% head-to-tail regioregular and
99.995% trace metal basis and used without any additional
purification. The molecular weight of P3HT was about 25 000.
The P3HT film was then annealed at 90 ◦C in air for 5 min.
Finally, gold was evaporated on the P3HT layer through a
shadow mask to form the drain and source electrodes. In order
to avoid the performance degradation of the polymer semicon-
ductor due to air exposure, a thin solid paraffin was dissolved to
form a thin passivation layer at 80 ◦C. The shadow mask defined
the channel lengths (L) and widths (W ) as 30 and 800 μm,
respectively.
The thickness of the HfO2 layer was measured to be 20 nm
by ellipsometry. The thickness of the polymer thin film was
determined to be 85 nm by surface profilometry. The electrical
characteristics of the PTFT devices and MPOS structures were
measured in a light-shielded box without gas protection at room
temperature by using an Agilent 4156C semiconductor parame-
ter analyzer and a conventional LCR meter (Agilent 4284A),
respectively, combined with a probe station. The conventional
field-effect transistor model in the saturation regime was used to
extract the field-effect mobility (μ) and threshold voltage (Vth)
of the devices, i.e., using the following equation:
ID,sat =
W
2L
μCi(VGS − Vth)2 (1)
where ID,Sat is the saturation current, Ci is the capacitance
of the gate dielectric per unit area, and VGS is the applied
Fig. 2. Output characteristic curves of PTFTs with HfO2 gate dielectric
annealed in (a) O2 and (b) NH3 for variable gate voltages.
gate voltage. The ON/OFF current ratio and the SS were also
extracted from the transfer characteristic curves.
III. RESULTS AND DISCUSSION
Fig. 2 shows the output characteristics of the PTFTs with
O2-annealed and NH3-annealed HfO2 as gate dielectric. The
two devices show good saturation behavior at low operating
voltages (VGS = 0 to −5 V). For the O2-annealed device, a
drain current of 20 nA can be achieved in the saturation region
for a gate voltage of −2 V, while for the NH3-annealed device,
a larger drain current of 45 nA can be achieved in the saturation
region for the same gate-bias voltage. Fig. 3 shows the transfer
characteristics of the two PTFTs. By utilizing (1), the field-
effect mobility of the PTFTs can be deduced from the plot of
I
1/2
D versus VGS according to the following equation:
μ =
2LB2
WCi
(2)
where B = ∂(ID)1/2/∂VGS is the slope of the I1/2D versus VGS
plot. According to (2), for the O2-annealed device, the field-
effect mobility calculated from Fig. 3 is 4.3 × 10−3 cm2/V · s
in the saturation region for a drain voltage of −4 V, while
for the NH3-annealed one, the field-effect mobility calculated
from Fig. 3 is 6.2 × 10−3 cm2/V · s in the saturation region for
the same drain voltage. From Fig. 3, the threshold voltage is
deduced to be −1.0 and −0.5 V for the O2- and NH3-annealed
devices, respectively. The parameters of the two devices ex-
tracted from their transfer characteristics are summarized in
LIU et al.: LOW-OPERATING-VOLTAGE PTFTs BASED ON POLY(3-HEXYLTHIOPHENE) 235
Fig. 3. Transfer characteristic curves of PTFTs with HfO2 gate dielectric
annealed in O2 and NH3 at a drain voltage of −4 V.
TABLE I
SUMMARIZED DEVICE PARAMETERS OF THE P3HT PFETS
WITH O2-ANNEALED HfO2 AND NH3-ANNEALED HfO2. tox, εi, μ,
Vth, SS, AND Ion/Ioff REPRESENT THE DIELECTRIC THICKNESS,
RELATIVE DIELECTRIC CONSTANT, FIELD EFFECT MOBILITY,
THRESHOLD VOLTAGE, SUBTHRESHOLD SWING, AND
THE ON/OFF CURRENT RATIO, RESPECTIVELY
Table I. Compared with the O2-annealed device, the NH3-
annealed device presents better electrical performance, such
as higher field-effect mobility, larger ON/OFF current ratio,
reduced threshold voltage, and smaller SS.
To identify the origin of the differences in the electrical
properties of the two P3HT PTFTs, capacitance–voltage mea-
surements are made to analyze the properties of the MPOS
structures with O2-annealed HfO2 and NH3-annealed HfO2,
particularly the difference of trapped charges in the bulk
semiconductor and at the insulator/semiconductor interface.
Fig. 4 shows the capacitance and equivalent parallel conduc-
tance measured at 1 MHz as a function of gate bias for the
MPOS structures with O2-annealed HfO2 and NH3-annealed
HfO2. For the O2-annealed device, the absence of a peak in
the conductance–voltage (G−V ) curve [Fig. 4(a)] means that
series resistance (Rs) produces the dominant loss, completely
masking the interface-trap loss. On the other hand, a clear peak
in the G−V curve is shown in Fig. 4(b) for the NH3-annealed
device, indicating that there is a small series resistance in the
MPOS structure. The series resistance can be expressed as [15]
Rs =
Gma
G2ma + ω2C2ma
(3)
where Gma and Cma are the equivalent parallel conductance
and the capacitance when the MPOS structure is biased into
strong accumulation. According to (3), the series resistances
Fig. 4. Capacitance and equivalent parallel conductance measured at 1 MHz
as a function of gate bias for the MPOS structures with (a) O2-annealed HfO2
and (b) NH3-annealed HfO2. Gate area is 2.5× 10−4 cm−2.
extracted from the G−V and C–V curves in Fig. 4(a) and (b)
are 210.1 and 68.6 Ω, respectively. Here, the smaller series
resistance in the MPOS structure with NH3-annealed HfO2
is mainly attributed to the smaller contact resistance between
metal and polymer or smaller bulk resistance between the
back contact to the polymer and the depletion layer edge
underneath the gate, because a larger current can be obtained
between source and drain electrodes when the gate electrode
is open.
Fig. 5 shows the C–V hysteresis curves of the MPOS struc-
tures with O2-annealed HfO2 and NH3-annealed HfO2 for two
test frequencies. For the O2-annealed sample, the frequency
dependence of the capacitance is observed obviously, i.e., the
capacitance decreasing with increasing test frequency in the
accumulation region, which is due to long relaxation time for
the polymer semiconductor bulk [16] or charge trapping in the
states at the polymer/dielectric interface [17]. In addition, the
C–V curve in Fig. 5(a) shows a clear kink in the depletion
region for the sweep direction from accumulation to depletion,
and the kink effect becomes more obvious as the test frequency
decreases. However, the kink effect disappears for the opposite
sweep direction from depletion to accumulation, indicating
that the kink effect originates from the trap effect of majority
carriers (holes) at the dielectric/polymer interface or within
the polymer bulk. However, for the NH3-annealed sample,
the capacitance of the MPOS structure in accumulation region
does not depend on the test frequency, indicating that the trap
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Fig. 5. C–V hysteresis curves of the MPOS structures with (a) O2-annealed
HfO2 and (b) NH3-annealed HfO2 for various frequencies. The arrows indicate
the sweep direction of the gate-bias voltage.
states at the interface or in the bulk of the polymer in the
MPOS structure with NH3-annealed HfO2 are less than those
in the O2-annealed counterpart. Moreover, a slight hysteresis
can be observed, and the hysteresis effect becomes larger with
the decrease of the test frequency. Normally, the hysteresis
is mainly associated with charge trapping at the P3HT/HfO2
interface. The interface trap state density can be estimated by
Nt =
CiΔV
q
(4)
where q is the electronic charge, Ci is the capacitance per unit
area of the dielectric layer, and ΔV is the flatband voltage shift
in the C–V hysteresis curves. According to (4), the interface
trap state density can be estimated as 7.0 × 1012 cm−2 at a
frequency of 100 kHz for the O2-annealed sample, while the
value is 4.2 × 1011 cm−2 at a frequency of 10 kHz for the NH3-
annealed sample. Based on the aforementioned analysis of the
electrical characteristics for the two MPOS structures, it can
be deduced that the better electrical performance of the PTFT
with NH3-annealed HfO2 should be due to lower trap states at
the interface or in the bulk of the polymer and smaller series
resistance in the transistor.
IV. CONCLUSION
We have investigated P3HT PTFTs with HfO2 as gate di-
electric, which is deposited by RF sputtering and then annealed
at 400 ◦C in O2 and NH3, respectively. Both PTFTs show a
small threshold voltage and a low operating voltage, arising
from the high gate capacitance per unit area of the HfO2 gate
dielectric. Compared with the PTFT with O2-annealed HfO2,
the PTFT with NH3-annealed HfO2 displays higher carrier
mobility, larger ON/OFF current ratio, lower threshold voltage,
and smaller SS due to reductions of interface trap states and
series resistance in the transistor. The results suggest that the
PTFT is suitable for low-voltage and low-power applications in
organic electronics.
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